IFW

WIENT TRUBE

PTO/SB/21 (02-04)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM (to be used for all correspondence after initial filing)			Application Number	10/814,866		
			Filing Date	March 30, 2004		
			First Named Inventor	Christopher J. Diorio		
			Art Unit	2818		
•			Examiner Name	unassigned		
Total Number of Pages in	n This Submission		Attorney Docket Number	IMPJ-0027B		
		ENCLO	SURES (check all that apply)			
Fee Transmittal Form	m	☐ Drawin	g(s)	After Allowance Communication to Group		
Fee Attached		Licensing-related Papers		Appeal Communication to Board of Appeals and Interferences		
Amendment / Reply		Petition		Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)		
After Final		Petition to Convert to a Provisional Application		Proprietary Information		
Affidavits/declaration(s)		Power of Attorney, Revocation Change of Correspondence Address		Status Letter		
Extension of Time Request		Termin	al Disclaimer	Other Enclosure(s) (please identify below):		
		Reques	st for Refund	1449 citing 3 pieces of art		
Express Abandonme	ent Request	CD, Number of CD(s)				
☐ Information Disclosure Statement						
Certified Copy of Priority Document(s)		Rema	rks			
Response to Missing Parts/ Incomplete Application						
Response to Missing Parts under 37 CFR 1.52 or 1.53						
	SIGNA	TURE OF	APPLICANT, ATTORNEY, O	R AGENT		
Firm or D Individual name	David B. Ritchie, Reg. No. 31,562					
Signature						
Date	Date 7-27-2004					
CERTIFICATE OF TRANSMISSION/MAILING						
I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below.						
Typed or printed name Monica Pizarro						
Signature	110	13.		Date 7/28/04		

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.





APPLICANT:

Christopher J. Diorio et al.

SERIAL NO.:

10/814,866

FILING DATE:

March 30, 2004

TITLE:

Rewritable Electronic Fuses

EXAMINER:

unassigned

ART UNIT:

2818

CERTIFICATE OF MAILING

I hereby certify that this paper is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date printed below:

Date: 7/

7/28/04

Name:

Monica Parro

MAIL STOP AMENDMENT COMMISSIONER FOR PATENTS P.O. Box 1450, ALEXANDRIA, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Each item of information listed in the attached FORM PTO-1449, for which a copy of each is attached (unless the blanket waiver referred to below applies), may be material to the examination of the above-identified application and is, therefore, submitted in compliance with the duty of disclosure defined in 37 CFR §§ 1.56, 1.97 and 1.98. The Examiner is requested to review, consider and document each such item in the official record of this application.

Note: If this box is checked, this case was filed after June 30, 2003 and qualifies for the blanket waiver of deposit of copies of U.S. Patents and U.S. Patent Application

Docket No.: IMPJ-0027B

Publications in accordance with the written waiver of 37 CFR §1.98 (a)(2)(i) dated July 11, 2003. Accordingly, such copies are not attached.

This Information Disclosure Statement under 37 CFR §§ 1.56, 1.97 and 1.98 is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that any one or more of these items constitutes prior art.

I

This statement is filed pursuant to (CHECK ONE BOX):

 \boxtimes 37 C.F.R. § 1.97(b). This information disclosure statement is filed either: (1) within three months of the filing date of a national application other than a continued prosecution application under §1.53(d); (2) within three months of the date of entry of the national stage as set forth in 37 C.F.R. §1.491 in an international application; (3) before the mailing date of a first office action on the merits; or (4) before the mailing of a first office action after the filing of a Request for Continued Examination under 37 C.F.R. §1.114, whichever event occurs last. Accordingly, this information disclosure statement requires no fee and no certification. 37 C.F.R. § 1.97(c). This information disclosure statement is filed after the period specified in 37 C.F.R. § 1.97(b), but before the mailing date of any of the following: (1) a final action under 37 C.F.R. § 1.113; (2) a notice of allowance under 37 C.F.R. § 1.311; or (3) an action that otherwise closes prosecution in the application. Accordingly, this information disclosure statement requires either: (1) the fee specified in 37 C.F.R. § 1.17(p) for submission of an information disclosure statement under 37 C.F.R. § 1.97(c); or (2) a certification according to 37 C.F.R. § 1.97 (e)(1) or (2).

____ 37 C.F.R. § 1.97(d).

This information disclosure statement is filed after the period specified in 37 C.F.R. § 1.97 (c).

Accordingly, this information disclosure statement requires:

- (1) a certification in accordance with 37 C.F.R. § 1.97(e); and
- (2) the fee specified in 37 C.F.R. § 1.17 (p) to consider an information disclosure statement under 37 C.F.R. § 1.97(d).

Docket No.: IMPJ-0027B

If this statement crosses in the mail with an office action, or is otherwise not in the indicated category of 37 C.F.R. § 1.97, it is respectfully requested that this statement be treated in the next appropriate category and made of record. To the extent required, please treat this paper as a conditional petition for acceptance of the information disclosure statement.

п		1	
	L	J	

11							
Fees Due (CHECK ONE BOX):							
To fee is due.							
The fee specified in 37 C.F.R. § 1.17(p) for submission of an information disclosure statement or nder 37 C.F.R. § 1.97(c) or 37 C.F.R. § 1.97(d) is enclosed (\$180).							
III							
CHECK ONE BOX):							
To certification is necessary.							
ursuant to 37 C.F.R. § 1.97(e)(1), the undersigned hereby certifies: That each item of information contained in this information disclosure statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than the months prior to the filing of this information disclosure statement.							
ursuant to 37 C.F.R. § 1.97(e)(2), the undersigned hereby certifies: To item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the nowledge of the undersigned after making reasonable inquiry, no item of information contained in his information disclosure statement was known to any individual designated in 37 C.F.R. 1.56(c) more than three months prior to the filing of this information disclosure statement.							

Docket No.: IMPJ-0027B

IV

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the

Please charge any additional required fee or credit any overpayment to our deposit

validity of the application or any patent issued thereon.

account number 50-1698.

David B. Ritchie

Respectfully submitted,

THELEN REID & PRIEST LLP

Reg. No. 31,562

THELEN REID & PRIEST LLP P.O. Box 640640 San Jose, CA 95164-0640 (408) 292-5800 direct dial (408) 287-8040 direct fax

Patent and Trademark Office Information Disclosure Statement by Applicant (Use several sheets if necessary) Sansbury et al.			MITENT				ocket No.	Serial No			
Information Disclosure Statement by Applicant (Use several sheets if necessary) Continue	(Rev. 2-32) U.S. Department of Commerce					IMPJ-0027B		10/814,86	10/814,866		
Information Disclosure Statement by Applicant Christopher J. Diorio et al. Filed: Group: March 30, 2004 2818			Patent and Tradem	ark Office							
(Use several sheets if necessary) U.S. Patent Documents U.S. Patent Documents Init. Document No. Date Name Class Subclass Filing Da											
U.S. Patent Documents Document No. Date Name Class Subclass Filing Date Subclass Filing Date Date Name Class Subclass Filing Date Subclass Filing Date		Info	rmation Disclosure	Statement by A	Applicant		pher J. Diori				
Init. Document No. Date Name Class Subclass Filing Da A 6,320,788 11/20/2001 Sansbury et al. Foreign Documents Foreign Documents Translat Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journe of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Name Class Subclass Filing Da A 6,320,788 11/20/2001 Sansbury et al.			(Use several she	ets if necessary)	March	30, 2004	2818			
Init. Document No. Date Name Class Subclass Filing Da A 6,320,788 11/20/2001 Sansbury et al.				1	U.S. Patent Docu	ıments					
Foreign Documents Foreign Documents Translat Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journs of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004	Init.						Class	Subclass	Filing	Date	
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004		A	6,320,788	11/20/2001	Sansbury et al.		_				
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004							 	,,,,,,			
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004						-			-		
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004							-		-		
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004					-						
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004											
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004	<u> </u>										
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004		l	1					_l			
Init. Document No. Date Country Class Subclass Yes N Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004					Foreign Docum	nents			Trai	nslatio	
Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004	Init.		Document No.	Date	Country		Class	Subclass		No	
B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004						·					
B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004			-								
B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004										J	
B Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journa of Solid-State Circuits, Vol. 24, No. 6, pp. 1569-1575, December 1989. C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004			Other Do	cuments (Inclu	ding Author, Tit	le. Date. Per	tinent Pages	s, etc.)			
C Partial International Search for International Application No. PCT/US03/31792, date mailed April 2, 2004		В	Carley, L. Richard	l, "Trimming A	nalog Circuits Us	ing Floating-C	Gate Analog		IEEE Jo	ournal	
			Of Solid-State Circ	al Search for In	o. 6, pp. 1369-13	23, December	T/US03/317	92 date mailed	April 2	2004	
Examiner Date Considered			1 artial Internations	ar Scarcii IOI III		anon ivo. i C		22, date maned 2	.p 2, 2		
Examiner Date Considered											
	Examin	ier	<u> </u>	7			Date Cons	sidered			
The state of the s						<u> </u>	141 1 (DDD)	(00 D 11 11		4-4	
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.										tation	